UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer monica_4780
Observer
409 Views
Registered: ‎05-04-2018

Debuging cortex-M3 softcore and Zynq Ultrascale+

I have sythesized Cortex-M3 softcore processor on Zynq Ultrascale+ (ZC102) board. I am able to Debug my Cortex-M3 softcore using J-Link Debugger from Segger and for debugging the Zynq Ultrascale hard core, I am using JTAG HS3.

 

Is it possible to debbug both softcore and hard using same JTAG as I don't want to use extra debug pins from my FPGA?

I have read some suggestions of using BSCAN primitive to access the inner JTAG logic pins but could not find much info about the same. Has anyone already tried to instantiate BSCAN primitive?

 

 

 

 

0 Kudos