UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
1,519 Views
Registered: ‎04-19-2017

FPGA manager on Zynq Ultrascale+ ES 1 chip

Jump to solution

Hi everyone,

 

I am trying to use the fpga_manager on PetaLinux in order to reconfigure the PL via the PCAP port. An ES1 (xczu9eg-ffvc900-1-i-es1) chip is being used to test, and I got the error message:

 

#########################################################################

root@plnx_aarch64:/lib/firmware# echo top.bit.bin > /sys/class/fpga_manager/fpga0/firmware

[  253.678396] fpga_manager fpga0: writing top.bit.bin to Xilinx ZynqMp FPGA Manager

[  253.746963] fpga_manager fpga0: Error while writing image data to FPGA

-sh: echo: write error: No such device

#########################################################################

 

I have referred to the article which answered the same problem but in the ZCU102 platform:

 

https://forums.xilinx.com/t5/Embedded-Linux/zynq-ultrascale-fpga-manager/td-p/741532

 

Then I have used the latest PetaLinux 2016.4's firmware and kernel images, but the error still happens.

 

Do I need to use a newer version of the Zynq UltraScale+ chip to have the fpga_manager work? Or any solution in software layer could overcome it?

 

Any suggestion would be appreciated.

 

Thanks and regards,

Khoa

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Contributor
Contributor
2,485 Views
Registered: ‎04-19-2017

Re: FPGA manager on Zynq Ultrascale+ ES 1 chip

Jump to solution

I need to update the PMU FW for the platform by putting it into the BOOT.bin image. Used the SDK and structured the image as below:

 

//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
[fsbl_config]a53_x64
[bootloader]zynqmp_fsbl.elf
[destination_cpu = pmu]pmu_fw.elf
[destination_cpu = a53-0, exception_level = el-3]bl31.elf
[destination_cpu = a53-0, exception_level = el-2]u-boot.elf
}

0 Kudos
1 Reply
Highlighted
Contributor
Contributor
2,486 Views
Registered: ‎04-19-2017

Re: FPGA manager on Zynq Ultrascale+ ES 1 chip

Jump to solution

I need to update the PMU FW for the platform by putting it into the BOOT.bin image. Used the SDK and structured the image as below:

 

//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
[fsbl_config]a53_x64
[bootloader]zynqmp_fsbl.elf
[destination_cpu = pmu]pmu_fw.elf
[destination_cpu = a53-0, exception_level = el-3]bl31.elf
[destination_cpu = a53-0, exception_level = el-2]u-boot.elf
}

0 Kudos