UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant hyungdal.kwon
Participant
1,412 Views
Registered: ‎10-08-2017

How can I connect from AXI Stream interface to Block RAM?

Hi,

 

I want to connect a DMA and Block RAM using AXI Stream interface.

I thought a few kind of method, but I couldn't find the right answer.

 

I want to move many memory mapped data to block RAM that has read address control port.

My design concept is that the block RAM is configured as simple dual port. So, Another memory controller can access to block RAM.

 

Thank you for your reading.

0 Kudos
4 Replies
Moderator
Moderator
1,404 Views
Registered: ‎11-09-2015

Re: How can I connect from AXI Stream interface to Block RAM?

Hi @hyungdal.kwon,

 

Did you tried to use an AXI interconnect?

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant hyungdal.kwon
Participant
1,402 Views
Registered: ‎10-08-2017

Re: How can I connect from AXI Stream interface to Block RAM?

I want connect like the below.
PS -> DMA -> BRAM
PS <- DMA <- BRAM
0 Kudos
Observer rjw_999
Observer
1,363 Views
Registered: ‎05-04-2016

Re: How can I connect from AXI Stream interface to Block RAM?

yes,you should use DMA to connect between AXI stream and RAM
0 Kudos
Participant hyungdal.kwon
Participant
1,348 Views
Registered: ‎10-08-2017

Re: How can I connect from AXI Stream interface to Block RAM?

Stream I/F has no address bus, but BRAM I/F has a address bus.

I solved this issue using DMA.

It's connection is like the below.

 

PS ->( AXI I/F)-> DMA -> (Stream I/F) -> Stream Data FIFO -> (Stream I/F) -> DMA(same thing) ->( AXI I/F) -> AXI BRAM Controller -> BRAM

 

If I have more time to optimize this design, I want to modify DMA to eliminate the Stream Data FIFO.

 

Thanks.

0 Kudos