UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor andkmr93
Visitor
1,734 Views
Registered: ‎10-18-2014

ISERDESE2 HELP!!!!

Guys,

 

I'm using a Zynq ZC706 and ISE 14.7 for some high speed testing. I want to use an ISERDESE2 to convert the serial data to parallel data.

Sadly, I'm not able to figure our what is happening, me being a novice.

I've attached my code and testbench. Can you go through it and tell me where I'm going wrong?

 

 

My queries are:

1) Why is D not getting registered in Q1->Q4? I'm using data_width = 4.

D is generated as folliows from the testbench:

 

always@(posedge clk_in_p)
   begin
    if(reset)
        din<=1'b0;
    else
        din<=din+1'b1;
    end

 

2) The signals in red in iserdes.png are not being assigned any value in the iserdese.v code that I view from ISIM. Is it a problem with my primitive?

 

iserdes.png

 

Please help!!!

iserdes.png
0 Kudos