UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
12-19-2017 05:35 AM
Hello,
I'm using an UltraScale+ ZCU102 board, and I already use PL to PS interrupts in my designs.
Until now, I have been doing bare-metal processor communication via shared memory, and I'm looking
for info about intern interrupts between cores.
Does anyone know about any simple IPI example that I can check?
Thanks a lot.
Diego.
01-08-2018 04:25 AM - edited 01-08-2018 04:26 AM
I found the examples I was looking for here:
C:\Xilinx\SDK\2017.2\data\embeddedsw\XilinxProcessorIPLib\drivers\ipipsu_v2_3
Everything works just fine.
Diego.
01-08-2018 04:25 AM - edited 01-08-2018 04:26 AM
I found the examples I was looking for here:
C:\Xilinx\SDK\2017.2\data\embeddedsw\XilinxProcessorIPLib\drivers\ipipsu_v2_3
Everything works just fine.
Diego.