UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
1,162 Views
Registered: ‎02-17-2017

Is it possible to introduce the delay between SPI clock and SPI Chip select in Zynq

Dear Xilinx Community,

 

I am making use of the existing SPI module which is available in Zynq via EMIO, I need to introduce the delay of 50 microseconds between the SPI clock and SPI chipselect, please let me know if there is any provision for doing this in Zynq platform in linux

 

Kindly do the needful as early as possible, as am wondering whether it can really be done using SPI module which is available in Zynq

 

Many Thanks in advance

1 Reply
Scholar ericv
Scholar
1,114 Views
Registered: ‎04-13-2015

Re: Is it possible to introduce the delay between SPI clock and SPI Chip select in Zynq

The SPI controller support a delay between the CS going low and the 1st data bit transfer

That's in the Delay_reg0 register.

Refer to Appendix B (Registers Details) in the TRM

 

You could also use the SPI with manual chip select mode,

Both mode and CS values are in the SPI control register.

Gooing that way you validate the CS and can initiate the transfer as late as desired and end the transfer and then invalidate the CS as late as you need.

It shouldn't be that complex even with Linux.

1 - validate the CS

2 - call the Linux driver to perform the transfer.

3 - once done, invalidate the chip select.

 

Regards

 

 

 

 

0 Kudos