UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
3,760 Views
Registered: ‎11-17-2015

LogiCVC v5.0 error when increase the number of layers.

Hi Xilinx/Xylon? 

 

I am using TRD 2015.4 and doing some modifications by adding an external video source. 

 

I am trying to increase the number of layers to 5, but during synthesis the following error came out. 

Previously I tried to increase layers to to 4, "array index 3 out of range" was the error. 

 

Since the RTL is encrypted, what can I do now? 

 

Thank you. 

 

 

 

[Synth 8-97] array index 4 out of range ["d:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/ipshared/logicbricks.com/logicvc_v5_0/hdl/src/vhdl/video_fifo.vhd":39]
[Synth 8-285] failed synthesizing module 'video_fifo' ["d:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/ipshared/logicbricks.com/logicvc_v5_0/hdl/src/vhdl/video_fifo.vhd":39]
[Synth 8-285] failed synthesizing module 'scramble' ["d:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/ipshared/logicbricks.com/logicvc_v5_0/hdl/src/vhdl/scramble.vhd":39]
[Synth 8-285] failed synthesizing module 'logicvc' ["d:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/ipshared/logicbricks.com/logicvc_v5_0/hdl/src/vhdl/logicvc.vhd":39]
[Synth 8-285] failed synthesizing module 'zc702_base_trd_logicvc_1_0' ["d:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/ip/zc702_base_trd_logicvc_1_0/synth/zc702_base_trd_logicvc_1_0.vhd":139]
[Synth 8-285] failed synthesizing module 'hdmi_output_imp_1MU3ZBV' ["D:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/hdl/zc702_base_trd.vhd":461]
[Synth 8-285] failed synthesizing module 'zc702_base_trd' ["D:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/hdl/zc702_base_trd.vhd":11879]
[Synth 8-285] failed synthesizing module 'zc702_base_trd_wrapper' ["D:/zc706/trd_154/lc_v2/leica_cam/leica_cam.srcs/sources_1/bd/zc702_base_trd/hdl/zc702_base_trd_wrapper.vhd":53]
[Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

 

 

0 Kudos
2 Replies
Explorer
Explorer
3,753 Views
Registered: ‎11-17-2015

回复: LogiCVC v5.0 error when increase the number of layers.

Second question, my new video source will be from camera sensor and I am not using the HDMII interface so I can easily tie my camera to the layer 2. However FW crashes when I change video source to HDMII since FW seems to get the HDMII video timing/resolution from somewhere. I only managed to disable the resolution check in vlib_change_mode.

Where can I look into the codes to get arround it? I am new to linux and don't wish to get into the kernel.

0 Kudos
Highlighted
Observer xylonsupport
Observer
3,428 Views
Registered: ‎05-14-2013

回复: LogiCVC v5.0 error when increase the number of layers.

Hi, lis_user1

Could you give us more details of configuration of logiCVC from Vivado?

Cheers,
Xylon Support
0 Kudos