UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor athanrah
Visitor
460 Views
Registered: ‎09-22-2018

Question about lockstep R5 RPU on Zynq Ultrascale+ MPSoC

Hello,

With the lockstep mode of operation for the R5 RPUs, if there is a discrepancy between the two processors, what happens? Can we alert the user with an interrupt or something? Also, is there a way to inject a fault to cause a discrepany between the two RPUs? Any info would be appreicated.

 

Thank you.

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
372 Views
Registered: ‎09-01-2014

Re: Question about lockstep R5 RPU on Zynq Ultrascale+ MPSoC

An interrupt will be generated. Since it’s an ARM processor feature, you need to check ARM documents.
And since it’s a part of functional safety, Xilinx provides a test program to perform error injection on the RPU lockstep comparators. you can get it from the functional safety lounge.
https://www.xilinx.com/member/safety.html#zynqusplus
0 Kudos