UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor estelle
Visitor
225 Views
Registered: ‎06-04-2018

Readback of partial bitstream using ZYNQ PCAP problem

Hello, 

I’m currently working on  performing a PL Readback of the programmed Zedboard.

I am attempting to configure the PL using Vivado Hardware Manager first and then programme the PL reconfigurable partition via PCAP and the device configuration interface. I also tried to perform a PL Readback using the DEVC/PCAP interface from the PS.  

My questions: 

1. I am attempting to get a readback binary file through DEVC/PCAP interface using a readback command similar to SelectMAP interface, but how to test if the readback result is correct?

2. Is it possible to reconfigure PL using the readback binary file directly? (It's similar to restoring the PL state.)

Thank you in advance!

0 Kudos