UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
907 Views
Registered: ‎01-09-2011

S_AXI_LPD Interface to DDR memory

Jump to solution

Can we use S_AXI_LPD port in Zynq US+ device to send/receive data from PL directly to DDR Memory? Performance is not a major constraint for the data transfer. When I look at Figure 35-6: AXI-HP and HPC Interfaces and Data Movement Topology in TRM, I don't see a connection between the S_AXI_LPD and DDR controller in PS.

 

But, When I create simple design in PL to send the data through S_AXI_LPD port the DDR memory address locations, I could see the data at the DDR even with no software running on RPU. Very basic software accessing DDR running on APU.

 

 

0 Kudos
1 Solution

Accepted Solutions
Scholar jmcclusk
Scholar
1,136 Views
Registered: ‎02-24-2014

Re: S_AXI_LPD Interface to DDR memory

Jump to solution

The block diagrams may be confusing, but the fabric AXI ports can absolutely access the DDR memory on the PS side.   It works.   Just beware of bandwidth, since it's shared with the processors and the dma engines.

Don't forget to close a thread when possible by accepting a post as a solution.

View solution in original post

4 Replies
Scholar jmcclusk
Scholar
1,137 Views
Registered: ‎02-24-2014

Re: S_AXI_LPD Interface to DDR memory

Jump to solution

The block diagrams may be confusing, but the fabric AXI ports can absolutely access the DDR memory on the PS side.   It works.   Just beware of bandwidth, since it's shared with the processors and the dma engines.

Don't forget to close a thread when possible by accepting a post as a solution.

View solution in original post

Adventurer
Adventurer
839 Views
Registered: ‎01-09-2011

Re: S_AXI_LPD Interface to DDR memory

Jump to solution

Thank you! Is there a documentation explaining the max throughput/data rate that can be achieved using each AXI Interface ?

0 Kudos
Scholar jmcclusk
Scholar
782 Views
Registered: ‎02-24-2014

Re: S_AXI_LPD Interface to DDR memory

Jump to solution

There is a Wiki page that describes how to do performance modelling:

 

http://www.wiki.xilinx.com/Zynq+UltraScale%EF%BC%8B+MPSoC+-+System+Performance+Modelling

 

 

Don't forget to close a thread when possible by accepting a post as a solution.
Adventurer
Adventurer
768 Views
Registered: ‎01-09-2011

Re: S_AXI_LPD Interface to DDR memory

Jump to solution

Thank you for the pointer !

0 Kudos