We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor an_fpga
Registered: ‎05-20-2012

Slave registers burst writing problem

Hello everyone,


I'm about to complete my dissertation but I have encountered a problem I can't figure out so i really need your help...


I've created a Base System on XPS 13.4 which includes a ppc440, a 128kB BRAM, a ddr2 memmory and an RS232 as basic peripherals. I've also added a core(slave plb v4.6) implementing a row by column multiplier which contains some slave registers . During the CIP wizard , in the slave interface tab i enabled the "burst and cache-line support",i selected 32-bit "native data width" and 64 "write buffer depth". 


So, i've already spent several days and nights searching how to implement burst transfers from ppc440 to my core.


My core's inputs are slave registers connected to fifos (if that helps). 


Should i change anything inside my user logic file, having to do with signals reffering to burst (for example Bus2IP_BE, Bus2IP_Burst, Bus2IP_BurstLength)?

Or should i change anything in my c code in sdk?


I'm looking for a simple example of how to implement burst tranfers from ppc440 to ip peripheral!


Thanks In advance!


0 Kudos