UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
288 Views
Registered: ‎03-26-2010

UART 16550 is BROKEN in Microblaze/2018.2 designs

Jump to solution

This is rather ridiculous, but is still a problem. Using Vivado 2018.2, creating a block diagram with Microblaze and the UART 16550 2.0

Project fails in Place with the following message:

[Place 30-1114] Floating OSERDES NO_EXTERNAL_XIN.OSERDESE3_ODDR_GEN.BAUD_FF is not placed and is not a part of any Shape. It won't be placed by the IO Placer.

This is completely not OK.

Only UART pins that are brought out are the Tx and Rx.

On 2017.4 this implements fine, and the placer trims away the un-used OSERDES. The OSERDES is inside the UART core and was generated by Xilinx IP.

 

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
243 Views
Registered: ‎03-26-2010

Re: UART 16550 is BROKEN in Microblaze/2018.2 designs

Jump to solution

The workaround is to issue a place constraint for the OSERDES, which lets the tool bypass the error and then still trim it from the design later.

 

Still an idiotic thing to have to do, but at least I can move on with 2018.2. The 2018.3 version does not have this problem either.

View solution in original post

0 Kudos
1 Reply
Explorer
Explorer
244 Views
Registered: ‎03-26-2010

Re: UART 16550 is BROKEN in Microblaze/2018.2 designs

Jump to solution

The workaround is to issue a place constraint for the OSERDES, which lets the tool bypass the error and then still trim it from the design later.

 

Still an idiotic thing to have to do, but at least I can move on with 2018.2. The 2018.3 version does not have this problem either.

View solution in original post

0 Kudos