We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer geopa
Registered: ‎10-30-2015

USB & Ethernet PHYs reference clocks through PS_MIO pins


I need to support both USB3 and Gigabit Ethernet on a Zynq Ultrascale+ device. I verified that I can use in parallel GEM3 and USB0, without conflict on the MIOs.

Preferably I would like to clock both PHYs from the Zynq PS (PS_MIO 44 & 45, or other unused ones) and not from external oscillators. This means I need to generate 25MHz and 26/19.2MHz (for Ethernet and USB respectively) with max +-50ppm frequency tolerance and <100ps jitter.

I fail to find relevant information on if that's even possible. Do I miss something basic? I understand that the common case is to use external oscillators, but I would really like to avoid doing so if possible.

I repeat that I am not referring to the ULPI's input clock, or the RGMII's Rx and Tx clocks, but to the output reference clocks that clock the PHYs.

Thanks in advance,

Tags (3)
0 Kudos