UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
01-29-2018 12:32 PM
Hi,
Is there any working reference design of VDMA+HDMI rx/tx for zcu102 board? Like xapp1285 for the Zynq-7000 FPGAs. I'm new to SOC design and have no idea how to modify xapp1285 to make it work on zcu102.
Thanks for the help!
01-29-2018 01:20 PM
@legionexl Check this out
http://www.wiki.xilinx.com/HDMI+FrameBuffer+Example+Design
01-29-2018 02:05 PM
Thanks, hbucher. Thanks for your reply. But I did not find a link to download the related source code of this wiki. Could you please help to point it out?
01-29-2018 02:08 PM
@legionexl It is there under "Reference Design Zip File"
But here is the link:
01-29-2018 02:11 PM
Xilinx recommends using the Video Frame Buffer Read and Video Frame Buffer Write
for reading from or writing to memory when using Video IP such as the Video Processing Subsystem.
For Zynq UltraScale+ MPSoC devices, the Video Codec Unit can properly encode and decode the video
data in memory.
The Wiki page that @hbucher pointed you to is a good starting point. Also check out the Video Design Hub located under the Design Hub View in the Xilinx Documentation Navigator. Here you will find the Video Product Guides.
Regards,
Sam
01-29-2018 02:17 PM
Many thanks! Let me check it out and try.
01-29-2018 02:19 PM
Thanks, @samk. The point of using Video Frame Buffer is great. I will try.
02-03-2018 09:35 PM
I tried the HDMI rx tx ss passthrough design and it worked fine. Then I modified it by adding VDMA and a processing module (Sobel kernel obtained by HLS). I'm trying to use VDMA_0 S2MM to load HDMI rx frames to DDR memory, then use VDMA_1 MM2S to do Sobel processing. The processed frames will be sent back to DDR. Then VDMA_0 MM2S read the frames and send to HDMI tx.
When I run the SDK, the monitor shows nothing. Could you please have a look at the attached block diagram? Was I missing something? Really appreciate your comments.
02-04-2018 02:35 PM
@legionexl Notice that framebuffer is not the same as inline processing. It causes the input to be out of sync with the output, introduce tearing and an arbitrary amount of latency. It also makes the stream non-deterministic.
02-13-2018 10:12 AM
Hi @legionexl,
Were you able to solve your issue or do you still have questions?
I have been away. Just in case this happens, if you have a new topic it is good to start another post as it will have more visibility in the forum!
-Sam
02-16-2018 02:47 PM