UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie tiannomad
Newbie
737 Views
Registered: ‎01-16-2018

Vivado 2014.4 - AXI EMC - data not correct in readback

I'm trying to interface to a 8-bit Asynchronous SRAM using the AXI EMC IP.and i use microblaze with EMC. The AXI bus is 32-bit wide, the memory bank databus is 8 bits wide. I'm debugging the AXI and EMC busses with vivado2014.1 and vivado 2017.3. If I issue write to the memory, I see one  write cycles to the SRAM.The address and data all ok. If I issue a  readback from the memory, I see four  read cycles, the address is four address, and the data in SDKis not correct.But on the AXI side, I see the s_axi_mem_araddr is only on address,one the EMC side the address is four address. i.e. if I read address 0x01, the EMC mem_a are 0x00,0x01,0x02,0x03. Have I got something wrong, or is this a bug in the AXI EMC block? If anyone could verify this I'd appreciate it.

The jpg is on my hardboard debug data.

I us 7k325t and vivado 2014.4,sdk2014.4

Thanks 

Tags (1)
微信图片_20180117081734.jpg
微信图片_20180117081745.jpg
0 Kudos
1 Reply
Newbie tiannomad
Newbie
712 Views
Registered: ‎01-16-2018

Re: Accept as solution

Hi:

This project is work ok when i use k6 and ise,but i see the read time and address is err.

 

thanks

0 Kudos