UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
397 Views
Registered: ‎03-29-2008

Where is the definition of "RMS clock jitter tolerance"

In the Zynq-7000 DC and AC Switching Characteristics Data Sheet 

https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf 

v1.20.1 

Table 20 gives PS_CLK RMS clock jitter tolerance as +-0.5%.

My question is what does this mean?  After extensive searching of the internet I cannot find a working definition of this parameter.  Most RMS jitter is a standard deviation measurement.  This spec gives a percent measurement.  The open question is, "A percent of what exactly." 

 

Also how does this relate to common data sheet parameters for oscillators.  I can find no oscillator data sheet mentions any jitter spec as a percentage.  What numbers are we to use?

 

Thank You

Nick

0 Kudos
8 Replies
Historian
Historian
387 Views
Registered: ‎01-23-2009

Re: Where is the definition of "RMS clock jitter tolerance"

(I am only making assumptions here, but...)

I presume the percentage is the percentage of the clock period - so a 100MHz clock with 0.5% jitter would have 0.05ns (or 50ps) RMS jitter. That's quite a bit!

Jitter is usually specified in parts per million (ppm). So 0.5% would be 5000ppm.

Avrum

0 Kudos
Adventurer
Adventurer
382 Views
Registered: ‎03-29-2008

Re: Where is the definition of "RMS clock jitter tolerance"

Thank you Avrum, I do appriciate your offer to help and also I very much appriciate your informing us as to the soruce of your data, this is critical to good enginnering.

 

However your answer must be rejected.  You use the phrase "I presume the percentage is the percentage of the clock period".  I cannot use a presumption.  Hopefully someone has a formal deffinition.

 

Thank You

Nick

0 Kudos
Scholar drjohnsmith
Scholar
380 Views
Registered: ‎07-09-2009

Re: Where is the definition of "RMS clock jitter tolerance"

well spotted,

Im guessing that Xilinx meen , +- 0.5 percen tof the clock period,

but as you say, all oscilators are specified very differently.

 

trying another way....

Lookin ghere at a schematic

https://www.xilinx.com/support/documentation/boards_and_kits/zc702_zvik/xtp185-zc702-schematic-rev1-1.pdf

( you might have to log in to see it )

page 30, has the PS_clk driver as a SIT8103,

https://www.sitime.com/sites/default/files/mature-datasheets/SiT8103-datasheet.pdf

which has specified rms period jitter of 4 to 6 ps,

Hope som eone form Xilinx will come on.

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
292 Views
Registered: ‎01-22-2015

Re: Where is the definition of "RMS clock jitter tolerance"

-for what it’s worth, Table 34 in DS925 (Zynq UltraScale) gives PS clock specifications with standard units:

 TRMSJPSCLK = input-RMS-clock-jitter = 3ps max
 TPJPSCLK = input-period-jitter(Pk-Pk) = 50ps max.

0 Kudos
Adventurer
Adventurer
244 Views
Registered: ‎03-29-2008

Re: Where is the definition of "RMS clock jitter tolerance"

This is still open.  Can someone please close?

 

Thank You 

Nick

0 Kudos
Highlighted
Scholar drjohnsmith
Scholar
227 Views
Registered: ‎07-09-2009

Re: Where is the definition of "RMS clock jitter tolerance"

This looks like a documentation problem , not a real part problem,

 

Im certina it will be elaborated upon in the future by Xilinx.

 

in th emean time, were all enginertrs, and as such experts at making do with poorly defined informatoin , be it fomr mamangemetn or data sheets.

 

 

In this case we have both examples of desings done by Xilinx and others that work , with clock sources on, and we have the clock jittter deifned in other ways in the data sheets,

 

Till the documentaoint is updated, does not seem like a show stopper nor a risk situatoin t use what has been proved to work.

 

 

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
Adventurer
Adventurer
222 Views
Registered: ‎03-29-2008

Re: Where is the definition of "RMS clock jitter tolerance"

Thank you, Dr John Smith. Interesting reading. However, I am still looking forward to a more detailed reply.

Thank You.
Nick

0 Kudos
Scholar drjohnsmith
Scholar
214 Views
Registered: ‎07-09-2009

Re: Where is the definition of "RMS clock jitter tolerance"

I just hope that your design is not held up by your waiting for a documentation update .

In th edoc you refered to , there should be a link to report documentaion probolems direct to the documentatoin team, at the bottom of eahc page I seem to rember,

 

Click on that , and submit your findings.

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos