UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant jqsam1
Participant
514 Views
Registered: ‎02-16-2015

ZC706 board - Zynq on LwIP using Axi Ethernet sub-system (SFP)

Good Day all,

 

I was trying to bring up the LwIP application (bare-metal) from SDK 2015.4 (vivado 2015.4) using the axi ethernet subsystem (PL) through the SFP connector module and am unable to do it so far. I have instantiated the Cores based on the ZC706 board design automation and hook them up accordingly. As for the mgt_clk, i have reprogrammed the Si5324 Clock to run at 125MHz. I tried running the software, it was stuck at

------ lwIP TCP echo Server -------
TCP packets sent to port 6001 will be echoed back

*stuck

any advise would be helpful! Attached is the block design i have created.
Thanks in advance!


0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
506 Views
Registered: ‎10-30-2017

Re: ZC706 board - Zynq on LwIP using Axi Ethernet sub-system (SFP)

Hello @jqsam1,

 

Please check with this

http://www.wiki.xilinx.com/Zynq+PL+Ethernet

 

download the project and export to SDK. create LWIP echo server example application and test.

 

Best Regards,
Srikanth
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.

0 Kudos