cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Voyager
Voyager
1,452 Views
Registered: ‎03-17-2011

Zynq MPSoC PL reset

Jump to solution

Hello,

 

I have a MIG in the PL which requires an input reset. I need to configure a PLL prior to release the MIG reset.

Can I use a pl_resetn1 pin from the PS to control that reset? Or it's better to use an internal AXI GPIO.

 

Thanks.

--Sebastien
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Voyager
Voyager
1,704 Views
Registered: ‎03-28-2016

Re: Zynq MPSoC PL reset

Jump to solution

In that case, I would use the internal AXI GPIO.

 

Ted Booth - Tech. Lead FPGA Design Engineer
www.designlinxhs.com

View solution in original post

4 Replies
Highlighted
Voyager
Voyager
1,430 Views
Registered: ‎03-28-2016

Re: Zynq MPSoC PL reset

Jump to solution

I would recommend using a "Processor System Reset" module.  Drive the "ext_reset_in" input from the PS and attach the "locked" signal from the PLL to the "dcm_locked" input.  That way you know the PLL is good to go before the MIG is released from reset.

 

Ted Booth - Tech. Lead FPGA Design Engineer
www.designlinxhs.com
Highlighted
Voyager
Voyager
1,404 Views
Registered: ‎03-17-2011

Re: Zynq MPSoC PL reset

Jump to solution
My PLL is external and programmed using an I2C. So only the software knows whenever the frequency is ok.
--Sebastien
0 Kudos
Highlighted
Voyager
Voyager
1,705 Views
Registered: ‎03-28-2016

Re: Zynq MPSoC PL reset

Jump to solution

In that case, I would use the internal AXI GPIO.

 

Ted Booth - Tech. Lead FPGA Design Engineer
www.designlinxhs.com

View solution in original post

Highlighted
Voyager
Voyager
1,308 Views
Registered: ‎03-17-2011

Re: Zynq MPSoC PL reset

Jump to solution
Ok. thanks Ted.
--Sebastien
0 Kudos