UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor giovanig
Visitor
453 Views
Registered: ‎03-12-2018

Zynq Ultrascale+ APM range registers

Hi,

 

Can someone explain the usage of the range registers in the APM of Zynq Ultrascale+? Each range register has two fields of 16-bits each: 

 

RANGE_HIGH 31:16 - Contains the HIGHER limit of a range
RANGE_LOW 15:0 - Contains the LOWER limit of a range

 

My first understanding is that a range register would filter the address in which the event would be measured. However, an address has 64-bits and the low and high ranges have only 16-bits. So, something is still unclear.

 

I would appreciate a concrete example in the usage of these range registers.

 

Thanks in advance.

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
416 Views
Registered: ‎10-30-2017

Re: Zynq Ultrascale+ APM range registers

Hello @giovanig,

 

The Range Incrementer compares the event count with the low and high ranges from the
Range register and increments the count by one if the value falls within the limits.

Please check with thepage number 10 in pg037 for better understanding

 https://www.xilinx.com/support/documentation/ip_documentation/axi_perf_mon/v5_0/pg037_axi_perf_mon.pdf

 

Best Regards,
Srikanth
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.

0 Kudos