UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor jwaln770
Visitor
182 Views
Registered: ‎04-29-2019

Zynq Ultrascale+ PS_REF_CLK RMS jitter requirements

The PS_REF_CLK input RMS clock jitter requirement is specified at a max of 3ps, but there is no phase noise frequency range.  Most clock vendors and device vendors specify RMS jitter from 12Khz to 20Mhz.   So, is there a phase noise frequency range that goes with the 3ps Max. rms jitter requirement?

0 Kudos