cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant
Participant
183 Views
Registered: ‎06-13-2019

axi 4 lite 64 bit only writes 32 bits of data zynq 7000

Jump to solution

When I use axi 4 lite master in 32 bit mode works fine.  I just change to 64 bit mode and only sends 32 bits of data.  The [63:32] are all zeros in the memory when I read.  I changed the zynq 7020 HP slave to 64 bit mode as well.

 

module axi_read_lite_v1_0_M00_AXI #
(
// Users to add parameters here

// User parameters ends
// Do not modify the parameters beyond this line

// The master will start generating data from the C_M_START_DATA_VALUE value
parameter C_M_START_DATA_VALUE = 32'h0,
// The master requires a target slave base address.
// The master will initiate read and write transactions on the slave with base address specified here as a parameter.
parameter C_M_TARGET_SLAVE_BASE_ADDR = 32'h0,
// Width of M_AXI address bus.
// The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.
parameter integer C_M_AXI_ADDR_WIDTH = 32,
// Width of M_AXI data bus.
// The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH
parameter integer C_M_AXI_DATA_WIDTH = 64,
// Transaction number is the number of write
// and read transactions the master will perform as a part of this example memory test.
parameter integer C_M_TRANSACTIONS_NUM = 1
)

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar
Scholar
118 Views
Registered: ‎05-21-2015

Re: axi 4 lite 64 bit only writes 32 bits of data zynq 7000

Jump to solution

@jcwill585,

AXI-Lite is by definition a 32-bit only interface.  Try making your core an AXI master instead of an AXI-Lite master.  You can use logic like this to convert from an AXI-Lite master to an AXI master.  It's a no-cost conversion.

Dan

View solution in original post

1 Reply
Highlighted
Scholar
Scholar
119 Views
Registered: ‎05-21-2015

Re: axi 4 lite 64 bit only writes 32 bits of data zynq 7000

Jump to solution

@jcwill585,

AXI-Lite is by definition a 32-bit only interface.  Try making your core an AXI master instead of an AXI-Lite master.  You can use logic like this to convert from an AXI-Lite master to an AXI master.  It's a no-cost conversion.

Dan

View solution in original post