UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor dp123
Visitor
293 Views
Registered: ‎04-01-2018

where to modify in USER_LOGIC.v file to read a bunch of data from DDR from a master peripheral

Hi,

 

can anyone tell where to modify the USER_logic.v file to read data from  DDR?   

 

My peripheral is  a mater peripheral

0 Kudos