UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Programmable Devices

cancel
Showing results for 
Search instead for 
Did you mean: 

Welcome to the Xilinx Community Forums! Please log in to learn, participate, and share in the community. Not a member? Join Now!

Before you post please read our Community Forums Guidelines or to get started see our Community Forum Help.

In This Category
Configuration

Discuss Configuration related topics including JTAG, SPI, BPI, SelectMap, eFUSE, Tandem, iMPACT, and Vivado Device Programmer software related topics.

Serial Transceivers

Discuss transceiver and transceiver wizard related topics.

Virtex® Family FPGAs

Discuss topics on Virtex-6, Virtex-5, Virtex-4, Virtex-II Pro, Virtex-II, Virtex/E/EM, and mature devices including device architecture, clocking, SelectIO, signal integrity, packaging, power, and related topics.  This board excludes MicroBlaze based designs which are covered in the Embedded forums.

Spartan® Family FPGAs

Discuss topics on Spartan-6, Spartan-3A DSP, Spartan-3AN, Spartan-3A, Spartan-3E, Spartan-3, Spartan-IIE, Spartan-II, Spartan/XL, and mature devices. This board excludes MicroBlaze based designs which are covered in the Embedded forums.

7 Series FPGAs

A board to discuss topics on Artix™-7, Kintex™-7, Spartan™-7, Virtex®-7 FPGAs and Zynq-7000 SoCs including device architecture, clocking, SelectIO, signal integrity, packaging, power, and related topics.  This board excludes the Processor Subsystem (PS) and Embedded specific topics which are covered in the Embedded forums.

Category Leaderboard

Epsum factorial non deposit quid pro quo hic escorol.