UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer race
Observer
2,548 Views
Registered: ‎05-18-2017

Different binary containers

I know that data has to be transferred through global memory if kernels are in different binary containers (or back to host in case of xpr devices).

 

Is it possible to connect kernels in different binary containers using pipes?

Tags (3)
0 Kudos
1 Reply
Observer ywu1
Observer
2,527 Views
Registered: ‎05-19-2017

Re: Different binary containers

Each time you call clCreateProgramWithBinary, it reprograms the OpenCL region on the FPGA. All platforms supported today only have 1 OpenCL region, so only 1 binary container can be active at any given time. Connecting kernels in different binary containers with pipe is a moot point. 

0 Kudos