UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor dmilk
Visitor
197 Views
Registered: ‎04-04-2019

FPGA PCIe accelerator for a DEFLATE compression algorithm deployed on Windows application

I'm a total noobie here.  I'd like to make an FPGA PCIe accelerator for a DEFLATE algorithm running on a Windows 10 x64 application.  There are some nice looking code for doing such:

  • The Xilinx SDAccel example
  • and "High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms"

These all use OpenCL/SDAccel. 

My question is, while I know that Windows is not supported as an environment for SDAccel, is there a workaround?  Perhaps it is possible to export compiled SDAccel code into an FPGA IP core that can be re-imported into a tool (Vivado?) that can deploy to a Windows system?

0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
153 Views
Registered: ‎03-24-2010

回复: FPGA PCIe accelerator for a DEFLATE compression algorithm deployed on Windows application

Windows currently is not supported for SDAccel. 

For DEFLATE realization, you may refer to https://github.com/xilinx/applications

For the kernel itself (HLS realization), you may integrate it into your existing platforms, but not into SDAccel +Windows.

Regards,
brucey
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------