UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor skotti
Visitor
450 Views
Registered: ‎06-18-2018

What is the meaning of Loop Pipeline Activity metric?

Jump to solution

What does Loop Pipeline Activity metric mean in SDx Application Timeline?

It is not described well in documentation.

Whether it means how much all pipeline structure , built in fpga, works and when this structure is active? Or something else?

The file with an example graph is attached.

Screenshot from 2018-07-04 15-26-18.png
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
565 Views
Registered: ‎07-16-2008

回复: What is the meaning of Loop Pipeline Activity metric?

Jump to solution

This section is showing the activity for all pipeline regions for each Compute Unit. 

As I understand it, if the pipeline enable signal is high, there is data in the pipeline and pipeline is processing data, and vice versa. 

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
1 Reply
Xilinx Employee
Xilinx Employee
566 Views
Registered: ‎07-16-2008

回复: What is the meaning of Loop Pipeline Activity metric?

Jump to solution

This section is showing the activity for all pipeline regions for each Compute Unit. 

As I understand it, if the pipeline enable signal is high, there is data in the pipeline and pipeline is processing data, and vice versa. 

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------