UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor po092000
Visitor
4,358 Views
Registered: ‎07-24-2016

How to solve axi stream problem ???

This is error message.

 

Description Resource Path Location Type
Hardware function 'Convolution_Layer_1' appears to have an inconsistent port mapping. The axis_acc_adapter supports at most 8 BRAM or FIFO inputs (bram_in: 53, fifo_in: 0). To address this issue, change HLS fifo/bram interfaces to explicit AXI streams. You must explicitly code AXI stream sideband signals: TLAST, TKEEP, TUSER, and TDEST to comply with SDSCC datamover requirements. Lenet C/C++ Problem

 

and this is function port mapping

 

#pragma SDS data copy(src[0:28][0:28])
#pragma SDS data mem_attribute(src:NON_CACHEABLE)

#pragma SDS data copy(convolution_filer[0:20][0:25])
#pragma SDS data mem_attribute(convolution_filer:NON_CACHEABLE)

#pragma SDS data copy(dst[0:20][0:24][0:24])

void Convolution_Layer_1(float src[28][28], float convolution_filer[20][25], float dst[20][24][24]);

 

i don't know hot to solve this problem. is there any problem of port mapping? 

0 Kudos
3 Replies
Moderator
Moderator
4,347 Views
Registered: ‎04-17-2011

Re: How to solve axi stream problem ???

Moving to SDSoC Board.
Regards,
Debraj
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Visitor po092000
Visitor
4,338 Views
Registered: ‎07-24-2016

Re: How to solve axi stream problem ???

my board is zc706. what is the reason of this problem ? 

0 Kudos
Xilinx Employee
Xilinx Employee
4,328 Views
Registered: ‎06-29-2015

Re: How to solve axi stream problem ???

Hi po092000,

 

Based on the information you've given, ive created this sample main code:

 

#pragma SDS data copy(src[0:28][0:28])
#pragma SDS data mem_attribute(src:NON_CACHEABLE)
#pragma SDS data copy(convolution_filer[0:20][0:25])
#pragma SDS data mem_attribute(convolution_filer:NON_CACHEABLE)
#pragma SDS data copy(dst[0:20][0:24][0:24])
void Convolution_Layer_1(float src[28][28], float convolution_filer[20][25], float dst[20][24][24]) {

}

int main() {
	float src[28][28];
	float convolution_filer[20][25];
	float dst[20][24][24];

	Convolution_Layer_1(src,convolution_filer,dst);

	return 0;
}

However, this code runs through 2016.2 SDSoC without errors. Can you post a more complete source code (or at least representative subset) that shows the problem?

 

Sam

0 Kudos