UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie den.uglev
Newbie
5,661 Views
Registered: ‎05-13-2016

Resources availability

Hi all.

As you know, SDSoC uses VHLS for sinthesis.

Then sdsoc uses report, generated by vhls to visualize estimated performance and resources utilization.

VHLS uses 18kb BRAM to estimate resources but sdsoc uses 36kb BRAM.

For example, for zc706 board, sdsoc thinks that there are 545 36kb BRAMs (this is right) and vhls thinks there are 1090 18kb BRAMs (and this is right too).

If vhls reports about 600 used brams then sdsoc issues error about resources utilization (because 600 greater than 545 =) ).

How to avoid this misunderstanding between sdsoc and vhls.

0 Kudos
1 Reply
Highlighted
Newbie den.uglev
Newbie
5,643 Views
Registered: ‎05-13-2016

Re: Resources availability

Solution is found (I was inattentive):

http://www.xilinx.com/support/answers/66274.html