UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
159 Views
Registered: ‎09-25-2018

sdsoc custom hardware platform

hi,

I am new to sdsoc. I am going to develop vision algorithm in zynq with help of sdsoc. I am in the stage of custom platform creation and I follow this great tutorial. but I have a question in hardware platform. how can I know what are the specification of IP cores for my project. for example in the tutorial I mentioned, use four clock with different values. how do I know it is suitable for my project, do I have to go through try and error procedure?. and the other hand how do I know the minimum IPs I should use for my particular project? I know there should be concat and clocks for PL part but how do I know I have to use block memory IP for my project?

 

please give some guide

thanks

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
115 Views
Registered: ‎08-20-2018

Re: sdsoc custom hardware platform

Hi @1ymw1

Have you checked reVISION before?

https://github.com/Xilinx/reVISION-Getting-Started-Guide/tree/2018.2-tutorials

Best Regards,
Nutan
-------------------------------------------------------------------------------
Please don't forget to reply, kudo and accept as a solution
0 Kudos