UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie maria_d
Newbie
70 Views
Registered: ‎07-17-2019

Aligned and unaligned word transfers on a 64-bit bus

Can you please explain this example of unaligned word transfer on 64 bit bus.

Why the second transfer started from 8 and not from C?

 

unalig.PNG
0 Kudos
1 Reply
Moderator
Moderator
20 Views
Registered: ‎07-30-2007

Re: Aligned and unaligned word transfers on a 64-bit bus

The transceiver needs help determining how the parallel to serial conversion frames the data.  Usually there is encoding defined on the protocol level to help determine where this alignment should be.  Usually you would be using either 64/66 encoding which has header bits to align with or 8B/10B encoding which has comma characters.  Are you using an encoding?  See the byte alignment section of UG476 or UG576 for a more detailed discussion.  I need to understand the timing of these bursts better.  Are you using a protocol? 

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos