01-08-2020 06:53 AM
Looking at U482 7 Series GTP Transceiver datasheet (page 235) it indicates that certain pins in Bank 16 and bank 35 are "prohibited" from use if you use GTPs. The Xilinx Advisory 58162 indicates that the issue is with the wirebond and potentially crosstalk of the wires from logic to pin.
I am looking for clarification on these statements. Bank 16 and 35 are mechanically located near the GTP bank 216 and NOT bank 213. So I can understand the limit to pins used in those banks. I cannot understand the limitation if only 213 is used.
Are the pins in Bank 16 and 35 prohibited if Bank 216 is NOT used?
Any insight is appreciated.
01-08-2020 09:31 AM
I suspect this is more SSN than crosstalk which would be more associated with the power planes than the proximity of the wires. I don't actually see any mention of crosstalk in the advisory. Where did you see that? Are you intending to use the FGG676 at greater than 6 Gbps?
01-08-2020 09:49 AM
01-09-2020 05:29 AM
Crosstalk was a deduction based on the information in the advisory (indications of the wirebond, performance, speed, and pins in the area of Bank 216 only, not 213). Possibly an incorrect assumption.
The intent is use only bank 213 at 6Gpbs (ESATA) not Bank 216. The banks around the 213 and 216 would be down around 100-150MHz with external clocking being 40-50MHZ.
I noticed in other advisories for the rest of the 7 series that most references were to power issues as you indicate. The other advisories indicated that only a certain number of I/O could be used in certain columns. They did not prohibit the use of a specific pin.
01-09-2020 05:32 AM
Is the FFG1156 similar to the FGG676 package mentioned in the Advisory?
Are you inferring that the advisory conclusion is based on power and not on other factors?
01-09-2020 08:21 AM
An FFG part is not actually wire bonded so it is not part of this. Wire bonded packages are more susceptible to SSO and it looks like that is this issue with this advisory.