UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor ttzotzaros
Visitor
539 Views
Registered: ‎02-14-2018

BCDR quick lock circuit problem - XAPP1252

Hello there!

 

I am designing a PHY for PON applications in 10Gbps data rate. I am using GTY transceivers and also I am using the BCDR quick lock circuit, that is presented in XAPP1252. My FPGA is a XCVU125 Virtex Ultrascale device and I am working in Vivado v2017.4.

 

I have implemented a design and I have used a single patch cord, to connect the transmitter of the SFP back to the reception. The transmitter sends a very long preamble of 0x5555... and then goes off (sending 0x0000....). By probing different nodes of the design, I have found that  the BCDR circuit requires about 18ms to achieve a clock and data recovery.  Definitely, this is a "long" time, and I want to minimize this time as much as possible.

 

ila_lock_time.png

 

Also I have probed the DRP port, and I have seen that the circuit does not send any command - or data into the transceiver.

 

DRP_port.png

 

So, I think that the circuit does not operate at all. Have you got any suggestions please?

 

My GTY instances came from the wizard with the above configuration. I am using 64b/66b Asynchronous Gearbox with 32 bit datapath.

 

gty_settings.png

 

Is any chance that the DRP port is disabled with this configuration? I have tried to change stepSize, threshold and waitTime values, but the lock time gets worse.

 

Any suggestions please?

 

Thank you in advance.

0 Kudos
3 Replies
457 Views
Registered: ‎01-08-2012

Re: BCDR quick lock circuit problem - XAPP1252

Two comments (that may or may not help) :

 

1.  SFPs are (by definition) AC coupled.  Sending a very long string of zeros may not do what you expect.

 

2.  The average transition density for most self-clocked serial protocols is about 25%, and CDRs are designed to work well with this.  Your test pattern "preamble" (5555) has a transition density of 50%, double the usual amount.  I'm not sure whether that will make a difference in practice.

0 Kudos
Xilinx Employee
Xilinx Employee
452 Views
Registered: ‎08-07-2007

回复: BCDR quick lock circuit problem - XAPP1252

hi @ttzotzaros

 

did you connect everything as Figure 16?

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Moderator
Moderator
386 Views
Registered: ‎07-30-2007

回复: BCDR quick lock circuit problem - XAPP1252

I believe one of the features of the PON protocols is that they have a synchronous reference clock that is a reference clock is shared between the transmitter and receiver.   It doesn't sound like you have this. Is this the case? If not you might have better success with just locking to the reference clock and using the oversampling.

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos