UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
429 Views
Registered: ‎06-17-2016

Can rate of channels in the same GTP Quad be different

Jump to solution

Hello,

we use artix7-50T, can the rate of different channels in the same GTP Quad be different? must is be the same?

 

Thank you!

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Explorer
Explorer
410 Views
Registered: ‎06-25-2014

Re: Can rate of channels in the same GTP Quad be different

Jump to solution

Looking at UG482 fig 2-4 there are only 2 PLLs availabale in a GTP Quad, so you cannot run all 4 channels at a different rates, but you can run at 2 different rates where you can configure each channel to opeate from either of the 2 PLLs where each PLL can also be fed from a unique reference clock.

3 Replies
Highlighted
Explorer
Explorer
411 Views
Registered: ‎06-25-2014

Re: Can rate of channels in the same GTP Quad be different

Jump to solution

Looking at UG482 fig 2-4 there are only 2 PLLs availabale in a GTP Quad, so you cannot run all 4 channels at a different rates, but you can run at 2 different rates where you can configure each channel to opeate from either of the 2 PLLs where each PLL can also be fed from a unique reference clock.

Explorer
Explorer
378 Views
Registered: ‎06-17-2016

Re: Can rate of channels in the same GTP Quad be different

Jump to solution
Thank you for your reply! so each channel in a GTP QUAD can run at 2 different rate from either of the 2 PLLs. is it possible to run at any rate by DRP? Thank you!
0 Kudos
Explorer
Explorer
350 Views
Registered: ‎06-25-2014

Re: Can rate of channels in the same GTP Quad be different

Jump to solution

Yes, you can use the dynamic reconfiguration port to change the PLL settings.