cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
dje666
Explorer
Explorer
413 Views
Registered: ‎04-21-2017

Clock spec for 10GEMAC and 12G-SDI IP cores

Dear Forum,

For the 10GEMAC and 12G-SDI IP cores, do Xilinx publish a clock spec for the external clock sources that will be used to drive these cores? 

Regards,

DJE666

0 Kudos
Reply
3 Replies
roym
Moderator
Moderator
398 Views
Registered: ‎07-30-2007

If you're talking about the source for GT reference clocks, they are talked about in the GT user guides and a phase noise spec can be found in data sheet.  Basically it has to be LVDS or LVPECL and meet the phase noise specs.




----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
Be sure to visit the Resources post periodically to keep up with the latest
https://forums.xilinx.com/t5/Serial-Transceivers/Serial-Transceiver-Forum-Guidelines-and-Useful-Resources/td-p/1173590
----------------------------------------------------------------------------


karnanl
Xilinx Employee
Xilinx Employee
352 Views
Registered: ‎03-30-2016

Hello @dje666 

Just adding my two cents. Datasheet for your device should cover phase spec requirement for your GT REFCLK.
For example if you are using Kintex US+ GTH then refer to Table 55 for this information.

Regards
Leo

Table55.png
karnanl
Xilinx Employee
Xilinx Employee
259 Views
Registered: ‎03-30-2016

Hello @dje666 

Do you have any updates on this post ?
If you find @roym 's  answer is useful, could you please kindly marked this thread as Solved , so other users can learn from your experience ?

Thanks & regards
Leo

0 Kudos
Reply