cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
timi
Observer
Observer
946 Views
Registered: ‎08-09-2018

Dynamic Line Rate Change GTY. QPLL not locking

Hi,

I am trying to dynamically change the bitrate from 12.5GBit/s to 10Gbit/s

I followed the instruction from UG578:

To ensure all attributes are covered, Xilinx recommends generating wrappers from the UltraScale FPGAs Transceivers
Wizard at the desired line rates and comparing all the attributes for differences, then writing the corresponding values via DRP when switching between different line rates.

In simulation it works fine but on hardware fails.

After configuring all related registers I am using the gtwiz_reset_all_in of the reset helper block but the QPLL wont lock.

 

Vivado 2018.1

Kintex Ultrascale+

I am using 4 lanes which are distributed accross 4 Transceiver Quads. This means 4x QPLL.

The dynamic switch is applied to all quads in parallel.

 

 

 

5 Replies
borisq
Xilinx Employee
Xilinx Employee
908 Views
Registered: ‎08-07-2007

hi @timi 

 

before writing to an address of DRP, did you first read the address and make sure you only changed required bits and keep the remaining bits untouched?

 

you write 16bit to an address at a time. sometimes you only change one or two bits. so you need to make sure the remaining bits are unchanged. That's why you need to read before attemping to write.

 

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
timi
Observer
Observer
904 Views
Registered: ‎08-09-2018

Hi @borisq 

What i actually do is - first identified the different settings then in a next step i read the whole content of that register address. Thereby i am not doing read modify write transactions but only write to the whole associated register address.

That is how it works in simulation.

On hardware changing to bitrate 6.25 (which is half the rate) without modifying the qpll settings also works fine - via drp.

 

0 Kudos
timi
Observer
Observer
875 Views
Registered: ‎08-09-2018

I tried also to power down the transceiver but the qpll still does not lock. 

Any idea?

0 Kudos
borisq
Xilinx Employee
Xilinx Employee
872 Views
Registered: ‎08-07-2007

hi @timi 

 

when you got failure from 12G to 10G, you can go back to 12G by writing DRP.

Does QPLL lock after it returns to 12G?

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
timi
Observer
Observer
870 Views
Registered: ‎08-09-2018

Hi @borisq 

No it is not possible! 

I have also an frequency meter in my fpga which reports 303 MHz (it should be 250MHz)

 

Regards

0 Kudos