UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

GTY Transceiver loopback test

Accepted Solution Solved
Reply
Highlighted
Visitor
Posts: 9
Registered: ‎12-21-2015
Accepted Solution

GTY Transceiver loopback test

HI,

 

Generated the GTY Transceiver Example design. Tried to simulate the example design(PMA Loopback) in vivado
simulator vivado 2018.1. i can see the mismatch in the received rx data with tx data. i have attached the 
screenshot of GTY Preset and simulation waveform.  please help me to resolve the issue.

For example.

TX Data = 32'ha7ed0409
RX Data = 32'h4fda0813

Here received rx data is shifted data of tx data. For reference, marked in the screenshot.

Device  : Xilinx XCVU9P-2FSGD2104E Virtex UltraScale +
Tool    : Vivado 2018.1


Thanks,

 

thennavan

gty_transceiver_preset.PNG
gty_tx_rx_data_mismatch.PNG

Accepted Solutions
Xilinx Employee
Posts: 280
Registered: ‎11-29-2007

Re: GTY Transceiver loopback test

Hello,

for debug, you might also like/get advantage of the PRBS generator and checker capability to auto align to incoming data stream.

View solution in original post


All Replies
Xilinx Employee
Posts: 112
Registered: ‎10-19-2011

Re: GTY Transceiver loopback test

Hi @thennavanb,

 

the data shift is expected. You have some latency in the transceiver that you cannot avoid.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
Moderator
Posts: 477
Registered: ‎07-30-2007

Re: GTY Transceiver loopback test

[ Edited ]

For instance, the data coming into the TX portion of the has to be registered into the internal registers in the TX interface.  That takes one clock cycle then if you use 8B10B encoding that takes another full clock cycle.  Coming out of the RX portion you would have similar registers to unencode and send the data to the interface.  That would delay the input to the output 4 usrclk cycles right there.  The delay is referred to as latency and there is a table where the full input and output delay/latency for a particular setup can be calculated here:  http://www.xilinx.com/support/answers/66341.htm

 

In addition to the full clock cycles in the analog section there are partial clock cycles in that latency.  If you want the data to be realigned so that A7 reads as A7 you would need to use an encoding scheme such as 64/66 or 8B10B so that the input data can be realigned by the receiver.  For an 8B10B encoding you would also have to enable comma alignment in the wizard.  See the Byte alignment section of the User Guide.

----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------
Xilinx Employee
Posts: 280
Registered: ‎11-29-2007

Re: GTY Transceiver loopback test

Hello,

for debug, you might also like/get advantage of the PRBS generator and checker capability to auto align to incoming data stream.