UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
11-03-2019 07:47 AM
HI Friends,
How the BUFG_GT providing output 1M when input as 125M ? Is it possible ?
These clock period's are got from the TCL console ?
What am seeing is correct ? or is really BUFG_GT has capable to divide the input 125M clk to 1M clk ?
Any help or suggestions are highly appreciated.
-Sampath
11-04-2019 07:06 AM
Hi @ssampath,
physically the BUFG_GT cannot divide the clock this way. This is just created clock for timing.
To see where this constraint is set you could write out all constraints to a file (write_xdc <filename>). In the file you will find all constraints set and also in which file they are defined. This will narrow down where this is coming from.
11-03-2019 10:11 AM
11-03-2019 06:36 PM
11-03-2019 11:49 PM
11-04-2019 03:04 AM
Thank You @drjohnsmith ,
what i posted here is Before constrainting only ? The 125M is coming as expected, but why 1M coming out is confusion ?
-Sampath
11-04-2019 05:41 AM
11-04-2019 07:06 AM
Hi @ssampath,
physically the BUFG_GT cannot divide the clock this way. This is just created clock for timing.
To see where this constraint is set you could write out all constraints to a file (write_xdc <filename>). In the file you will find all constraints set and also in which file they are defined. This will narrow down where this is coming from.