UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor yulei
Visitor
252 Views
Registered: ‎09-27-2018

JESD204 scramble issue

Hi,

The scramble within JESD IPcore uses the structure below. The MSB of the input data feeds to the scramble firstly.

According to the JESD core example simulation, when the input user data is 0x0000,  the JESD output data is 0x0805;

i think : output_bit[0] = input_bit[0] ^ output_bit[15] ^ output_bit[14] , so output_bit[0] = 0;

But the result, output_bit[0] = 1, WHY?

捕获.PNG

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
228 Views
Registered: ‎11-29-2007

Re: JESD204 scramble issue

hello

probably the initial seed in the filter is not zero?