10-11-2018 03:33 AM
I am testing the example design of the GTY transceivers at the kcu116. I run loopback at the SFP transceiver and use the QPLL0 refclk (the jitter attenuator clk) and the 90 MHz sysclk for the free running clock. The thing is that it works fine up to 26 G but with the same settings I always receive errors on the receiver side when running at 28.125 G. Any suggestions?
10-13-2018 12:09 PM
The GTY transceivers in the UltraScale architecture are power-efficient transceivers, supporting line rates from 500 Mb/s to 30.5 Gb/s in UltraScale FPGAs and 32.75 Gb/s in UltraScale+ FPGAs. The GTY transceiver is highly configurable and tightly integrated with the programmable logic resources of the UltraScale architecture.
What are errors your seeing and can you share your XCI file .
10-15-2018 02:06 AM