UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor shalomkattan
Visitor
542 Views
Registered: ‎07-05-2014

PCIe Lane Location

Jump to solution

I need to change the lane assignment in a PCIe design from the one created by the IP.  My previous engineer made the changes and it worked fine.  We now upgraded the PCIe IP and it generated a new constraints file with the default lane locations.  In the previous version of Vivado (2017.3) he edited the generated file but on the new version (2018.2) we can't figure out how to do it.

On Vivado 2018.2, how do you change the assignment of the PCIe lanes?

 

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
505 Views
Registered: ‎08-07-2007

回复: PCIe Lane Location

Jump to solution

hi @shalomkattan

 

if you wanted to change the default pin assignment, you can use an text editor to modify the LOC constraints for GT CHANNELs in the *.gt.xdc file.

Below is the snapshot.

 

Please keep in mind that the default pinout is recommanded for PCIe. If you don't use the default, you need to make sure timing closure.

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
pcie_loc.png
0 Kudos
4 Replies
Xilinx Employee
Xilinx Employee
506 Views
Registered: ‎08-07-2007

回复: PCIe Lane Location

Jump to solution

hi @shalomkattan

 

if you wanted to change the default pin assignment, you can use an text editor to modify the LOC constraints for GT CHANNELs in the *.gt.xdc file.

Below is the snapshot.

 

Please keep in mind that the default pinout is recommanded for PCIe. If you don't use the default, you need to make sure timing closure.

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
pcie_loc.png
0 Kudos
Visitor shalomkattan
Visitor
491 Views
Registered: ‎07-05-2014

回复: PCIe Lane Location

Jump to solution

Your answer seems to be for the Ultrascale.  My design is on an Artix 7:

IP Name:  7 Series Integrated Block for PCI Express

Version: 3.3 (Rev 6)

I attach a screenshot of the sources.  My PCIe IP has a .dcp file.

 

PCIe_Sources.PNG
0 Kudos
Xilinx Employee
Xilinx Employee
479 Views
Registered: ‎08-07-2007

回复: PCIe Lane Location

Jump to solution

hi @shalomkattan

 

thanks for notice with device family.

similarly you can edit the xdc file as below snapshot shown.

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
7s.png
Highlighted
165 Views
Registered: ‎05-09-2016

回复: PCIe Lane Location

Jump to solution

Hi,@

Tags (1)
0 Kudos