UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
258 Views
Registered: ‎11-23-2018

Partially routed net error in GTH transceiver clock

Jump to solution

Hello,

The error comes during generating a bitstream.

Attached  :

Error in vivado shows vivado error.

imp_runme is a log file of implementation.

synthesized netlist for mgtref clk & one pll instantiated in design. 

cm0_gtreclk00_int : where actual error comes in generating bitstream file.

please guide. 

 

Error_in_vivado.png
synthesized_netist.jpg
cm0_gtrefclk00_int.jpg
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
214 Views
Registered: ‎10-19-2011

Re: Partially routed net error in GTH transceiver clock

Jump to solution

Hi @verilog_bee ,

the PLL input should be connected to IBUFDS_GTE3/ODIV2. It cannot be connected to IBUFDS_GTE3/O.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
1 Reply
Xilinx Employee
Xilinx Employee
215 Views
Registered: ‎10-19-2011

Re: Partially routed net error in GTH transceiver clock

Jump to solution

Hi @verilog_bee ,

the PLL input should be connected to IBUFDS_GTE3/ODIV2. It cannot be connected to IBUFDS_GTE3/O.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------