UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
768 Views
Registered: ‎07-10-2013

US+ GTY Package-limited Linerates

Jump to solution

DS890 (v3.3) indicates on p.8 for Note 3 that the FFVA1156 package limits the maximum linerate to 16.3Gbps.

 

When using parts with such packages, do both the FPGA hardware and Vivado (and/or other tools) properly support setting up oversampling applications, e.g., where the linerate is 14Gbps but the locked-to-reference xcvr is set up to 2x oversample the incoming serial data at 28GHz?

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
1,051 Views
Registered: ‎10-19-2011

Re: US+ GTY Package-limited Linerates

Jump to solution

Hi @chsdkj,

 

while it might be the case that the silicon can go much faster than the package allows, the selection of dies that go into these packages might not reach 28Gbps. They will be specifically selected to go into these packages.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
3 Replies
Scholar jmcclusk
Scholar
764 Views
Registered: ‎02-24-2014

Re: US+ GTY Package-limited Linerates

Jump to solution

The DRC's built into the tools may complain about your 28 GHz sampling rate, but it's easy enough to work around that by using a 14 GHz rate for startup, and then switching the rate to 28 GHz using the dynamic control registers.   You will have to set up all the attributes and control registers yourself..   Oversampling like this is not a standard application.

Don't forget to close a thread when possible by accepting a post as a solution.
Explorer
Explorer
754 Views
Registered: ‎07-10-2013

Re: US+ GTY Package-limited Linerates

Jump to solution

 

0 Kudos
Xilinx Employee
Xilinx Employee
1,052 Views
Registered: ‎10-19-2011

Re: US+ GTY Package-limited Linerates

Jump to solution

Hi @chsdkj,

 

while it might be the case that the silicon can go much faster than the package allows, the selection of dies that go into these packages might not reach 28Gbps. They will be specifically selected to go into these packages.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------