UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
357 Views
Registered: ‎11-23-2018

Ultrascale GTH DRP interface issue

Jump to solution

Hi

I am facing some issue in reading &  Write operation using DRP interface I attached project files where I have testbench which has a code for DRP READ /WRITE.

The design was created by GTH wizard Example design. And I added only DRP part to it.

Please guide us if anything is going wrong.

How to verify the Write operation on DRP attributes in vivado simulation? 

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
326 Views
Registered: ‎07-30-2007

Re: Ultrascale GTH DRP interface issue

Jump to solution

When you simulate the DRP write operation you will put your address on the address bus and your data on the DI port, say 0x5555 and when pulse the write and enable bits.  The key then is to watch the output of the DO bus.  It will initially be 0 then go to the "old" data, something like 0x0018 then switch to the value you are writing 0x5555.  When that happens you know you have written it correctly and nothing else needs to be done.  You could also test it by do a write operation and "blocking" the DWE input port.  Just do everything you did before except pulse the DWE port and you'll again see your data ox5555 in my example come up on the DO port.   I usually don't bother with the RTL, I just force a clock, if needed force the DRPADDR port to the value I'm interested in and then pulse the DRPEN for a clock cycle or even just hold it high.  The value I wrote will come up on the DO port.




----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


View solution in original post

0 Kudos
1 Reply
Moderator
Moderator
327 Views
Registered: ‎07-30-2007

Re: Ultrascale GTH DRP interface issue

Jump to solution

When you simulate the DRP write operation you will put your address on the address bus and your data on the DI port, say 0x5555 and when pulse the write and enable bits.  The key then is to watch the output of the DO bus.  It will initially be 0 then go to the "old" data, something like 0x0018 then switch to the value you are writing 0x5555.  When that happens you know you have written it correctly and nothing else needs to be done.  You could also test it by do a write operation and "blocking" the DWE input port.  Just do everything you did before except pulse the DWE port and you'll again see your data ox5555 in my example come up on the DO port.   I usually don't bother with the RTL, I just force a clock, if needed force the DRPADDR port to the value I'm interested in and then pulse the DRPEN for a clock cycle or even just hold it high.  The value I wrote will come up on the DO port.




----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


View solution in original post

0 Kudos