UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor carlscott
Visitor
335 Views
Registered: ‎02-09-2019

ZC706 GT Serial TxRx

Jump to solution

Using ZC706 eval bd GT transceivers on Banks 109 and 110 (an Aurura IP core design) to FMC HPC conn with mezz bd with SMA conns.  I have assigned/used only one lane per bank, so there are 3 unused transceivers per bank.  I need to use those unused transceivers on those banks (109, 110) as direct hi-speed diff i/o to/from the PL.  Can this be done and how? any examples?

0 Kudos
1 Solution

Accepted Solutions
Visitor carlscott
Visitor
273 Views
Registered: ‎02-09-2019

Re: ZC706 GT Serial TxRx

Jump to solution

Thanks for the answer.  About the answer - That's too bad, because that means a whole separate bd will have to be added to buffer clocks and translate voltage levels for inputs to the GTX Ref clock inputs, whereas that function might have been provided by the unused GTX IOs.  Furthermore, the GTX 1.2v IO does not appear to be an industry standard and such buffers are hard to find. 

0 Kudos
2 Replies
Moderator
Moderator
330 Views
Registered: ‎07-30-2007

Re: ZC706 GT Serial TxRx

Jump to solution

I'm afraid these are dedicated pins and cannot be used as general purpose IO.




----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


Visitor carlscott
Visitor
274 Views
Registered: ‎02-09-2019

Re: ZC706 GT Serial TxRx

Jump to solution

Thanks for the answer.  About the answer - That's too bad, because that means a whole separate bd will have to be added to buffer clocks and translate voltage levels for inputs to the GTX Ref clock inputs, whereas that function might have been provided by the unused GTX IOs.  Furthermore, the GTX 1.2v IO does not appear to be an industry standard and such buffers are hard to find. 

0 Kudos