cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
bademcib
Visitor
Visitor
397 Views
Registered: ‎03-18-2019

ZCU102 IBERT 10Gb Line Rate with Mhz reference clock

Jump to solution

I've some experience with ZCU102 board generating 10Gb/s over SMA loopback with On-Off keying modulation(what scope shows) to perform BER test but documentation shows it's uses reference clock in Mhz level. How is it possible to generate Gigabit Line rate especially 10Gb and above with Mhz reference clock? Someone told me to look at SerDes but I could not make sense with it. Can somebody please navigate me as I'm fairly new in electronics?

0 Kudos
1 Solution

Accepted Solutions
miker
Xilinx Employee
Xilinx Employee
333 Views
Registered: ‎11-30-2007

@bademcib I would suggest referencing the following documents.  The Zynq UltraScale+ MPSoC ZU9EG includes GTH transceivers which are comprised of GTHE4_CHANNEL and GTHE4_COMMON primitives.  The GTHE4_COMMON primitives include a Quad PLL shared with all GTH Quad Channels and each GTH Channel includes a CPLL.

  • UltraScale Architecture GTH Transceivers User Guide (UG576; v1.6)
    • Chapter 2: Shared Features > Reference Clock Selection and Distribution
    • Chapter 2: Shared Features > Channel PLL
    • Chapter 2: Shared Features > Quad PLL
    • Figure 1-1: GTH Transceiver Quad Configuration

forums_gth_1.png

  • Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925; v1.18)
    • Table 101:  GTH Transceiver Reference Clock Switching Characteristics

forums_gth_2.png

 

Please Reply, Kudos, and Accept as Solution.

View solution in original post

1 Reply
miker
Xilinx Employee
Xilinx Employee
334 Views
Registered: ‎11-30-2007

@bademcib I would suggest referencing the following documents.  The Zynq UltraScale+ MPSoC ZU9EG includes GTH transceivers which are comprised of GTHE4_CHANNEL and GTHE4_COMMON primitives.  The GTHE4_COMMON primitives include a Quad PLL shared with all GTH Quad Channels and each GTH Channel includes a CPLL.

  • UltraScale Architecture GTH Transceivers User Guide (UG576; v1.6)
    • Chapter 2: Shared Features > Reference Clock Selection and Distribution
    • Chapter 2: Shared Features > Channel PLL
    • Chapter 2: Shared Features > Quad PLL
    • Figure 1-1: GTH Transceiver Quad Configuration

forums_gth_1.png

  • Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925; v1.18)
    • Table 101:  GTH Transceiver Reference Clock Switching Characteristics

forums_gth_2.png

 

Please Reply, Kudos, and Accept as Solution.

View solution in original post