UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor phherzog
Visitor
289 Views
Registered: ‎07-16-2012

gt0_eyescandataerror_out clock domain?

Hi everybody,

I'm implementing an Artix 7 design with a GTP, and have an open question.

ug482 describes the transciever ports and lists:

EYESCANDATAERROR
Direction: Out
Clock domain: Async
Asserts high for one REC_CLK cycle when an (unmasked) error occurs while in the COUNT or ARMED state.

which leaves me puzzeled: Why is it Async when it's described to be on the REC_CLK domain?
And which clock is REC_CLK at all, since this is the only mention in the whole user guide?

So, how am I supposed to read this error signal?

- Philip

0 Kudos
1 Reply
Moderator
Moderator
250 Views
Registered: ‎07-30-2007

Re: gt0_eyescandataerror_out clock domain?

I think this is probably an oversight.  You should be able to read the output with the recovered clock or any faster clock although you typically are only interested in the error count registers so that you can calculate the BER.

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------