UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor hc999
Visitor
5,568 Views
Registered: ‎02-05-2015

Failed to program the SPI flash of Series-7 FPGA

Hi all

 

I was able to load the .bit file into XC7A200T FPGA,but failed to load the .mcs file into a SPI FLASH (S25FL256S)

 

it seems xc7a200t_xsdbspi.cor file not found.

ERROR:iMPACT - Failed to open file: 'F:\Xilinx\14.2\ISE_DS\ISE\data\cse\cseflash\artix7\xc7a200t_xsdbspi.cor'.No slave type defined.

 

There is the whole error message:

 

PROGRESS_START - Starting Operation.
Maximum TCK operating frequency for this device chain: 66000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading: 39.55 C, Min. Reading: 39.05 C, Max. Reading: 40.53 C
1: VCCINT Supply: Current Reading: 0.993 V, Min. Reading: 0.990 V, Max. Reading: 0.993 V
1: VCCAUX Supply: Current Reading: 1.781 V, Min. Reading: 1.781 V, Max. Reading: 1.784 V
Unprotect sectors: FALSE
No slave type defined.
INFO:iMPACT - Downloading F:\Xilinx\14.2\ISE_DS\ISE\data\cse\cseflash\artix7\xc7a200t_xsdbspi.cor core file.
ERROR:iMPACT - Failed to open file: 'F:\Xilinx\14.2\ISE_DS\ISE\data\cse\cseflash\artix7\xc7a200t_xsdbspi.cor'.No slave type defined.
PROGRESS_START - Starting Operation.
ERROR:iMPACT - Invalid bus handle: 0.
ERROR:Cse - Error writing to XSDB port.
INFO:Cse - CseXsdb_burstSlaveRead failed while polling.
INFO:Cse - CseXsdb_burstSlaveRead failed while polling.
INFO:Cse - CseXsdb_burstSlaveRead failed while polling.
ERROR:Cse - Error writing to Core controller.
ERROR:Cse - Error reading from XSDB port.
ERROR:Cse - Error writing to XSDB port.
INFO:Cse - CseXsdb_burstSlaveRead failed while polling.
INFO:Cse - CseXsdb_burstSlaveRead failed while polling.
INFO:Cse - CseXsdb_burstSlaveRead failed while polling.
ERROR:Cse - Error writing to Core controller.
ERROR:Cse - Error reading from XSDB port.
'1': IDCODE is 'ffffff' (in hex).
Read ID Code failed.
'1': ID Check failed.
INFO:Cse - The operation did not complete successfully.
'1': Configuration data download to FPGA was not successful. DONE did not go high, please check your configuration setup and mode settings.
PROGRESS_END - End Operation.
Elapsed time = 80 sec.

0 Kudos
6 Replies
Visitor hc999
Visitor
5,566 Views
Registered: ‎02-05-2015

Re: Failed to program the SPI flash of Series-7 FPGA

 

iMPACT report ERROR:iMPACT - Failed to open file: 'F:\Xilinx\14.2\ISE_DS\ISE\data\cse\cseflash\artix7\xc7a200t_xsdbspi.cor'.No slave type defined.

and I found that the CS of SPI is always high.

 

is there anybody can help me ?

 

thanks,

hc

0 Kudos
Visitor hc999
Visitor
5,560 Views
Registered: ‎02-05-2015

Re: Failed to program the SPI flash of Series-7 FPGA

attache schematic

flash.JPG
JTAG.JPG
0 Kudos
Instructor
Instructor
5,527 Views
Registered: ‎08-14-2007

Re: Failed to program the SPI flash of Series-7 FPGA


@hc999 wrote:

 

iMPACT report ERROR:iMPACT - Failed to open file: 'F:\Xilinx\14.2\ISE_DS\ISE\data\cse\cseflash\artix7\xc7a200t_xsdbspi.cor'.No slave type defined.

and I found that the CS of SPI is always high.

 

is there anybody can help me ?

 

thanks,

hc


I think you would be best advised to update to ISE 14.7 for programming 7-series parts.  If you still want to use ISE 14.2 (or even Vivado for that matter) for generating a .bit file, you could just download the ISE 14.7 "Lab Tools" to update to the latest version of Impact.  Artix parts were very new at the time ISE 14.2 came out, so it's not surprising that the indirect SPI programming core is missing from that release.  Eventually you should be using Vivado tools for Artix.

-- Gabor
0 Kudos
Visitor hc999
Visitor
5,470 Views
Registered: ‎02-05-2015

Re: Failed to program the SPI flash of Series-7 FPGA

 

Yes, this issue is fixed by using 14.7

thanks Gabor.

0 Kudos
Visitor kready
Visitor
5,170 Views
Registered: ‎01-12-2014

Re: Failed to program the SPI flash of Series-7 FPGA

Hi,i met the same problem that fpga can load bit file and can't load mcs file.

I confused those days and still not solve this problem.But when i connect PGRAM_B to GND for few time,the FPGA can load mcs file from spi flash.can you give me some advise? tks!

0 Kudos
Visitor kready
Visitor
5,169 Views
Registered: ‎01-12-2014

Re: Failed to program the SPI flash of Series-7 FPGA

2.jpg

0 Kudos