UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
545 Views
Registered: ‎04-11-2019

About Vivado 2017.4 ERROR: [VRFC 10-2063]

I have an Error message see attachment when run Simulation .

I'm using : Vivado 2017.4 with the license for ZCU102, Windows 10  PRO.

Synthesis and Implementation is done successfully.

I can't explain why have the Simulator error message related to the standard IOBUF primitive and the rest

VRFC 10-2063 related errors. Can you advise? 

Error_message.png
Library_screen_M24C00.png
0 Kudos
4 Replies
Scholar dpaul24
Scholar
538 Views
Registered: ‎08-07-2014

Re: About Vivado 2017.4 ERROR: [VRFC 10-2063]

@olkhramus,

Are you using the Xilinx unisim library component?

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
Adventurer
Adventurer
525 Views
Registered: ‎04-11-2019

Re: About Vivado 2017.4 ERROR: [VRFC 10-2063]

About Unisim library Xilinx wrote for Verilog : " When you invoke the simulator from within Project Navigator, the simulator script automatically references the UNISIMS_VER library" and it also doesn't explain the situation with my own M24C00 behav module.

 

0 Kudos
Xilinx Employee
Xilinx Employee
464 Views
Registered: ‎07-16-2008

回复: About Vivado 2017.4 ERROR: [VRFC 10-2063]

For Vivado Simulator, Xilinx libraries are pre-compiled and should be correctly referenced in simulaiton.

From the error messages, it looks not only IOBUF, but also some user modules are not found. Have you generated the block design successfully?

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Adventurer
Adventurer
439 Views
Registered: ‎04-11-2019

回复: About Vivado 2017.4 ERROR: [VRFC 10-2063]

See please attachment I think it indicates the block design generated correctly. Indeed the Simulator message about module instance <top_bd_i> looks strange. 

I'm using the Vivado built-in Simulator and what arguments in COMPILE_SIMLIB ( Vivado 2017.4) command should I use to be sure all Xilinx libraries compiled correctly as you wrote?

One more question in case if I'll use in the testbench tb_top.sv the the conditional directive IFDEF TYPE_A for example, how can I start the simulation from TCL Console and Select TYPE_A option for IFDEF directive?

Prj_summary.png
Sources.png
0 Kudos