UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
110 Views
Registered: ‎11-23-2018

BRAM Output XXX value

Jump to solution

Unable get output value at BRAM single port ram v7.3

attached is a Simulation screenshot

BRAM initialised with .COE file

0 Kudos
1 Solution

Accepted Solutions
Scholar drjohnsmith
Scholar
35 Views
Registered: ‎07-09-2009

Re: BRAM Output XXX value

Jump to solution

reset_n is x,

 

0 Kudos
5 Replies
Moderator
Moderator
67 Views
Registered: ‎08-08-2017

Re: BRAM Output XXX value

Jump to solution

Hi @verilog_bee 

You forget to add the simulation snippet. Please share that.

Please share the .xci/.xco (IP configuration) file and .coe file and let us know which VIVADO/ISE version you are using.

-------------------------------------------------------------------------------------------------------------------------------
Reply if you have any queries, give kudos and accept as solution
-------------------------------------------------------------------------------------------------------------------------------
0 Kudos
Scholar drjohnsmith
Scholar
61 Views
Registered: ‎07-09-2009

Re: BRAM Output XXX value

Jump to solution

educated guess,

 you have one or more of th econtrol inputs to the ram as 'x' ,

   you need to define all control inputs, else yo uwill get a X on the output.

 

0 Kudos
Contributor
Contributor
48 Views
Registered: ‎11-23-2018

Re: BRAM Output XXX value

Jump to solution

Using ISE 14.7 BRAM v7.3 

0 Kudos
Scholar drjohnsmith
Scholar
36 Views
Registered: ‎07-09-2009

Re: BRAM Output XXX value

Jump to solution

WARNING: File "E:/designs/sls/xilinx/local_repo/project_directory/ISE_14_7/bram_interface_ise/bram_interface_top.v" Line 29. For instance DUT/bram_inst/, width 1 of formal port wea is not equal to width 2 of actual signal wea.

WARNING: File "E:/designs/sls/xilinx/local_repo/project_directory/ISE_14_7/bram_interface_ise/bram_interface_top.v" Line 31. For instance DUT/bram_inst/, width 8 of formal port dina is not equal to width 16 of actual signal dina.

WARNING: File "E:/designs/sls/xilinx/local_repo/project_directory/ISE_14_7/bram_interface_ise/bram_interface_top.v" Line 35. For instance DUT/bram_inst/, width 8 of formal port doutb is not equal to width 16 of actual signal doutb.

WARNING: File "E:/designs/sls/xilinx/local_repo/project_directory/ISE_14_7/bram_interface_ise/old_tb/bram_interface_tb.v" Line 27. For instance bram_interface_tb/DUT/, width 2 of formal port wea is not equal to width 1 of actual variable wea.

WARNING: File "E:/designs/sls/xilinx/local_repo/project_directory/ISE_14_7/bram_interface_ise/old_tb/bram_interface_tb.v" Line 30. For instance bram_interface_tb/DUT/, width 16 of formal port dina is not equal to width 8 of actual variable dina.

WARNING: File "E:/designs/sls/xilinx/local_repo/project_directory/ISE_14_7/bram_interface_ise/old_tb/bram_interface_tb.v" Line 35. For instance bram_interface_tb/DUT/, width 16 of formal port doutb is not equal to width 8 of actual variable doutb.

0 Kudos
Scholar drjohnsmith
Scholar
36 Views
Registered: ‎07-09-2009

Re: BRAM Output XXX value

Jump to solution

reset_n is x,

 

0 Kudos