Can I controll the clock jitter using clock vip?

[gm300_syn]

For clock VIP, PG 291 suggest clock vip can do something for clock jitter. actually, what that IP can do?

Can I add jitter to clock source to check the PLL stability?

not only jitter, feature section is listing several feature of - maybe clock VIP. Where I can read to find more details about this IP?

Features
• Sets interface into master/pass-through mode
• Starts/stops clock
• Sets/gets clock initial value
• Sets/gets clock period
• Sets/gets clock frequency
• Power ON/OFF clock jitter

[yangc · Accepted solution]

hi @gm300_syn ，

You can generate an example design and refer to its usage.

[gm300_syn]

Thanks, I will try.

[gm300_syn]

OK, I download the example and unpacked.

That package contains rich document about API to manipulate clk VIP.  and  SystemVerilog format function to enable VIP function.

Actually, without these function, VIP doesn't make sense. Everybody who want to use VIP need to use function in these SystemVerilog files.